/******************************************************************************
|
*
|
* Copyright(c) 2007 - 2011 Realtek Corporation. All rights reserved.
|
*
|
* This program is free software; you can redistribute it and/or modify it
|
* under the terms of version 2 of the GNU General Public License as
|
* published by the Free Software Foundation.
|
*
|
* This program is distributed in the hope that it will be useful, but WITHOUT
|
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
* more details.
|
*
|
* You should have received a copy of the GNU General Public License along with
|
* this program; if not, write to the Free Software Foundation, Inc.,
|
* 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA
|
*
|
*
|
******************************************************************************/
|
#ifndef __HAL_DATA_H__
|
#define __HAL_DATA_H__
|
|
#if 1/* def CONFIG_SINGLE_IMG */
|
|
#include "../hal/phydm/phydm_precomp.h"
|
#ifdef CONFIG_BT_COEXIST
|
#include <hal_btcoex.h>
|
#endif
|
|
#ifdef CONFIG_SDIO_HCI
|
#include <hal_sdio.h>
|
#endif
|
#ifdef CONFIG_GSPI_HCI
|
#include <hal_gspi.h>
|
#endif
|
/*
|
* <Roger_Notes> For RTL8723 WiFi/BT/GPS multi-function configuration. 2010.10.06.
|
* */
|
typedef enum _RT_MULTI_FUNC {
|
RT_MULTI_FUNC_NONE = 0x00,
|
RT_MULTI_FUNC_WIFI = 0x01,
|
RT_MULTI_FUNC_BT = 0x02,
|
RT_MULTI_FUNC_GPS = 0x04,
|
} RT_MULTI_FUNC, *PRT_MULTI_FUNC;
|
/*
|
* <Roger_Notes> For RTL8723 WiFi PDn/GPIO polarity control configuration. 2010.10.08.
|
* */
|
typedef enum _RT_POLARITY_CTL {
|
RT_POLARITY_LOW_ACT = 0,
|
RT_POLARITY_HIGH_ACT = 1,
|
} RT_POLARITY_CTL, *PRT_POLARITY_CTL;
|
|
/* For RTL8723 regulator mode. by tynli. 2011.01.14. */
|
typedef enum _RT_REGULATOR_MODE {
|
RT_SWITCHING_REGULATOR = 0,
|
RT_LDO_REGULATOR = 1,
|
} RT_REGULATOR_MODE, *PRT_REGULATOR_MODE;
|
|
/*
|
* Interface type.
|
* */
|
typedef enum _INTERFACE_SELECT_PCIE {
|
INTF_SEL0_SOLO_MINICARD = 0, /* WiFi solo-mCard */
|
INTF_SEL1_BT_COMBO_MINICARD = 1, /* WiFi+BT combo-mCard */
|
INTF_SEL2_PCIe = 2, /* PCIe Card */
|
} INTERFACE_SELECT_PCIE, *PINTERFACE_SELECT_PCIE;
|
|
|
typedef enum _INTERFACE_SELECT_USB {
|
INTF_SEL0_USB = 0, /* USB */
|
INTF_SEL1_USB_High_Power = 1, /* USB with high power PA */
|
INTF_SEL2_MINICARD = 2, /* Minicard */
|
INTF_SEL3_USB_Solo = 3, /* USB solo-Slim module */
|
INTF_SEL4_USB_Combo = 4, /* USB Combo-Slim module */
|
INTF_SEL5_USB_Combo_MF = 5, /* USB WiFi+BT Multi-Function Combo, i.e., Proprietary layout(AS-VAU) which is the same as SDIO card */
|
} INTERFACE_SELECT_USB, *PINTERFACE_SELECT_USB;
|
|
typedef enum _RT_AMPDU_BRUST_MODE {
|
RT_AMPDU_BRUST_NONE = 0,
|
RT_AMPDU_BRUST_92D = 1,
|
RT_AMPDU_BRUST_88E = 2,
|
RT_AMPDU_BRUST_8812_4 = 3,
|
RT_AMPDU_BRUST_8812_8 = 4,
|
RT_AMPDU_BRUST_8812_12 = 5,
|
RT_AMPDU_BRUST_8812_15 = 6,
|
RT_AMPDU_BRUST_8723B = 7,
|
} RT_AMPDU_BRUST, *PRT_AMPDU_BRUST_MODE;
|
|
/* Tx Power Limit Table Size */
|
#define MAX_REGULATION_NUM 4
|
#define MAX_RF_PATH_NUM_IN_POWER_LIMIT_TABLE 4
|
#define MAX_2_4G_BANDWIDTH_NUM 2
|
#define MAX_RATE_SECTION_NUM 10
|
#define MAX_5G_BANDWIDTH_NUM 4
|
|
#define MAX_BASE_NUM_IN_PHY_REG_PG_2_4G 10 /* CCK:1, OFDM:1, HT:4, VHT:4 */
|
#define MAX_BASE_NUM_IN_PHY_REG_PG_5G 9 /* OFDM:1, HT:4, VHT:4 */
|
|
|
/* ###### duplicate code,will move to ODM ######### */
|
/* #define IQK_MAC_REG_NUM 4 */
|
/* #define IQK_ADDA_REG_NUM 16 */
|
|
/* #define IQK_BB_REG_NUM 10 */
|
#define IQK_BB_REG_NUM_92C 9
|
#define IQK_BB_REG_NUM_92D 10
|
#define IQK_BB_REG_NUM_test 6
|
|
#define IQK_Matrix_Settings_NUM_92D (1+24+21)
|
|
/* #define HP_THERMAL_NUM 8 */
|
/* ###### duplicate code,will move to ODM ######### */
|
|
#ifdef RTW_RX_AGGREGATION
|
typedef enum _RX_AGG_MODE {
|
RX_AGG_DISABLE,
|
RX_AGG_DMA,
|
RX_AGG_USB,
|
RX_AGG_MIX
|
} RX_AGG_MODE;
|
|
/* #define MAX_RX_DMA_BUFFER_SIZE 10240 */ /* 10K for 8192C RX DMA buffer */
|
|
#endif /* RTW_RX_AGGREGATION */
|
|
/* E-Fuse */
|
#ifdef CONFIG_RTL8188E
|
#define EFUSE_MAP_SIZE 512
|
#endif
|
#if defined(CONFIG_RTL8812A) || defined(CONFIG_RTL8821A) || defined(CONFIG_RTL8814A)
|
#define EFUSE_MAP_SIZE 512
|
#endif
|
#ifdef CONFIG_RTL8192E
|
#define EFUSE_MAP_SIZE 512
|
#endif
|
#ifdef CONFIG_RTL8723B
|
#define EFUSE_MAP_SIZE 512
|
#endif
|
#ifdef CONFIG_RTL8814A
|
#define EFUSE_MAP_SIZE 512
|
#endif
|
#ifdef CONFIG_RTL8703B
|
#define EFUSE_MAP_SIZE 512
|
#endif
|
#ifdef CONFIG_RTL8723D
|
#define EFUSE_MAP_SIZE 512
|
#endif
|
#ifdef CONFIG_RTL8188F
|
#define EFUSE_MAP_SIZE 512
|
#endif
|
|
#if defined(CONFIG_RTL8814A) || defined(CONFIG_RTL8822B) || defined(CONFIG_RTL8821C)
|
#define EFUSE_MAX_SIZE 1024
|
#elif defined(CONFIG_RTL8188E) || defined(CONFIG_RTL8188F) || defined(CONFIG_RTL8703B)
|
#define EFUSE_MAX_SIZE 256
|
#else
|
#define EFUSE_MAX_SIZE 512
|
#endif
|
/* end of E-Fuse */
|
|
#define Mac_OFDM_OK 0x00000000
|
#define Mac_OFDM_Fail 0x10000000
|
#define Mac_OFDM_FasleAlarm 0x20000000
|
#define Mac_CCK_OK 0x30000000
|
#define Mac_CCK_Fail 0x40000000
|
#define Mac_CCK_FasleAlarm 0x50000000
|
#define Mac_HT_OK 0x60000000
|
#define Mac_HT_Fail 0x70000000
|
#define Mac_HT_FasleAlarm 0x90000000
|
#define Mac_DropPacket 0xA0000000
|
|
#ifdef CONFIG_RF_POWER_TRIM
|
#if defined(CONFIG_RTL8723B)
|
#define REG_RF_BB_GAIN_OFFSET 0x7f
|
#define RF_GAIN_OFFSET_MASK 0xfffff
|
#elif defined(CONFIG_RTL8188E)
|
#define REG_RF_BB_GAIN_OFFSET 0x55
|
#define RF_GAIN_OFFSET_MASK 0xfffff
|
#else
|
#define REG_RF_BB_GAIN_OFFSET 0x55
|
#define RF_GAIN_OFFSET_MASK 0xfffff
|
#endif /* CONFIG_RTL8723B */
|
#endif /*CONFIG_RF_POWER_TRIM*/
|
|
/* For store initial value of BB register */
|
typedef struct _BB_INIT_REGISTER {
|
u16 offset;
|
u32 value;
|
|
} BB_INIT_REGISTER, *PBB_INIT_REGISTER;
|
|
#define PAGE_SIZE_128 128
|
#define PAGE_SIZE_256 256
|
#define PAGE_SIZE_512 512
|
|
#define HCI_SUS_ENTER 0
|
#define HCI_SUS_LEAVING 1
|
#define HCI_SUS_LEAVE 2
|
#define HCI_SUS_ENTERING 3
|
#define HCI_SUS_ERR 4
|
|
#ifdef CONFIG_AUTO_CHNL_SEL_NHM
|
typedef enum _ACS_OP {
|
ACS_INIT, /*ACS - Variable init*/
|
ACS_RESET, /*ACS - NHM Counter reset*/
|
ACS_SELECT, /*ACS - NHM Counter Statistics */
|
} ACS_OP;
|
|
typedef enum _ACS_STATE {
|
ACS_DISABLE,
|
ACS_ENABLE,
|
} ACS_STATE;
|
|
struct auto_chan_sel {
|
ATOMIC_T state;
|
u8 ch; /* previous channel*/
|
};
|
#endif /*CONFIG_AUTO_CHNL_SEL_NHM*/
|
|
#define EFUSE_FILE_UNUSED 0
|
#define EFUSE_FILE_FAILED 1
|
#define EFUSE_FILE_LOADED 2
|
|
#define MACADDR_FILE_UNUSED 0
|
#define MACADDR_FILE_FAILED 1
|
#define MACADDR_FILE_LOADED 2
|
|
#define KFREE_FLAG_ON BIT(0)
|
#define KFREE_FLAG_THERMAL_K_ON BIT(1)
|
|
#define MAX_IQK_INFO_BACKUP_CHNL_NUM 5
|
#define MAX_IQK_INFO_BACKUP_REG_NUM 10
|
|
struct kfree_data_t {
|
u8 flag;
|
s8 bb_gain[BB_GAIN_NUM][RF_PATH_MAX];
|
|
#ifdef CONFIG_IEEE80211_BAND_5GHZ
|
s8 pa_bias_5g[RF_PATH_MAX];
|
s8 pad_bias_5g[RF_PATH_MAX];
|
#endif
|
s8 thermal;
|
};
|
|
bool kfree_data_is_bb_gain_empty(struct kfree_data_t *data);
|
|
struct hal_spec_t {
|
char *ic_name;
|
u8 macid_num;
|
|
u8 sec_cam_ent_num;
|
u8 sec_cap;
|
|
u8 rfpath_num_2g:4; /* used for tx power index path */
|
u8 rfpath_num_5g:4; /* used for tx power index path */
|
|
u8 max_tx_cnt;
|
u8 tx_nss_num:4;
|
u8 rx_nss_num:4;
|
u8 band_cap; /* value of BAND_CAP_XXX */
|
u8 bw_cap; /* value of BW_CAP_XXX */
|
u8 port_num;
|
u8 proto_cap; /* value of PROTO_CAP_XXX */
|
u8 wl_func; /* value of WL_FUNC_XXX */
|
u8 hci_type; /* value of HCI Type */
|
};
|
|
#define HAL_SPEC_CHK_RF_PATH_2G(_spec, _path) ((_spec)->rfpath_num_2g > (_path))
|
#define HAL_SPEC_CHK_RF_PATH_5G(_spec, _path) ((_spec)->rfpath_num_5g > (_path))
|
#define HAL_SPEC_CHK_RF_PATH(_spec, _band, _path) ( \
|
_band == BAND_ON_2_4G ? HAL_SPEC_CHK_RF_PATH_2G(_spec, _path) : \
|
_band == BAND_ON_5G ? HAL_SPEC_CHK_RF_PATH_5G(_spec, _path) : 0)
|
|
#define HAL_SPEC_CHK_TX_CNT(_spec, _cnt_idx) ((_spec)->max_tx_cnt > (_cnt_idx))
|
|
#ifdef CONFIG_PHY_CAPABILITY_QUERY
|
struct phy_spec_t {
|
u32 trx_cap;
|
u32 stbc_cap;
|
u32 ldpc_cap;
|
u32 txbf_param;
|
u32 txbf_cap;
|
};
|
#endif
|
struct hal_iqk_reg_backup {
|
u8 central_chnl;
|
u8 bw_mode;
|
u32 reg_backup[MAX_RF_PATH][MAX_IQK_INFO_BACKUP_REG_NUM];
|
};
|
|
typedef struct hal_com_data {
|
HAL_VERSION version_id;
|
RT_MULTI_FUNC MultiFunc; /* For multi-function consideration. */
|
RT_POLARITY_CTL PolarityCtl; /* For Wifi PDn Polarity control. */
|
RT_REGULATOR_MODE RegulatorMode; /* switching regulator or LDO */
|
u8 hw_init_completed;
|
/****** FW related ******/
|
u16 firmware_version;
|
u16 FirmwareVersionRev;
|
u16 firmware_sub_version;
|
u16 FirmwareSignature;
|
u8 RegFWOffload;
|
u8 fw_ractrl;
|
u8 FwRsvdPageStartOffset; /* 2010.06.23. Added by tynli. Reserve page start offset except beacon in TxQ.*/
|
u8 LastHMEBoxNum; /* H2C - for host message to fw */
|
|
/****** current WIFI_PHY values ******/
|
WIRELESS_MODE CurrentWirelessMode;
|
CHANNEL_WIDTH current_channel_bw;
|
BAND_TYPE current_band_type; /* 0:2.4G, 1:5G */
|
BAND_TYPE BandSet;
|
u8 current_channel;
|
u8 cch_20;
|
u8 cch_40;
|
u8 cch_80;
|
u8 CurrentCenterFrequencyIndex1;
|
u8 nCur40MhzPrimeSC; /* Control channel sub-carrier */
|
u8 nCur80MhzPrimeSC; /* used for primary 40MHz of 80MHz mode */
|
BOOLEAN bSwChnlAndSetBWInProgress;
|
u8 bDisableSWChannelPlan; /* flag of disable software change channel plan */
|
u16 BasicRateSet;
|
u32 ReceiveConfig;
|
u8 rx_tsf_addr_filter_config; /* for 8822B/8821C USE */
|
BOOLEAN bSwChnl;
|
BOOLEAN bSetChnlBW;
|
BOOLEAN bSWToBW40M;
|
BOOLEAN bSWToBW80M;
|
BOOLEAN bChnlBWInitialized;
|
u32 BackUp_BB_REG_4_2nd_CCA[3];
|
#ifdef CONFIG_AUTO_CHNL_SEL_NHM
|
struct auto_chan_sel acs;
|
#endif
|
/****** rf_ctrl *****/
|
u8 rf_chip;
|
u8 rf_type;
|
u8 PackageType;
|
u8 NumTotalRFPath;
|
u8 antenna_test;
|
|
/****** Debug ******/
|
u16 ForcedDataRate; /* Force Data Rate. 0: Auto, 0x02: 1M ~ 0x6C: 54M. */
|
u8 u1ForcedIgiLb; /* forced IGI lower bound */
|
u8 bDumpRxPkt;
|
u8 bDumpTxPkt;
|
u8 bDisableTXPowerTraining;
|
|
|
/****** EEPROM setting.******/
|
u8 bautoload_fail_flag;
|
u8 efuse_file_status;
|
u8 macaddr_file_status;
|
u8 EepromOrEfuse;
|
u8 efuse_eeprom_data[EEPROM_MAX_SIZE]; /*92C:256bytes, 88E:512bytes, we use union set (512bytes)*/
|
u8 InterfaceSel; /* board type kept in eFuse */
|
u16 CustomerID;
|
|
u16 EEPROMVID;
|
u16 EEPROMSVID;
|
#ifdef CONFIG_USB_HCI
|
u8 EEPROMUsbSwitch;
|
u16 EEPROMPID;
|
u16 EEPROMSDID;
|
#endif
|
#ifdef CONFIG_PCI_HCI
|
u16 EEPROMDID;
|
u16 EEPROMSMID;
|
#endif
|
|
u8 EEPROMCustomerID;
|
u8 EEPROMSubCustomerID;
|
u8 EEPROMVersion;
|
u8 EEPROMRegulatory;
|
u8 eeprom_thermal_meter;
|
u8 EEPROMBluetoothCoexist;
|
u8 EEPROMBluetoothType;
|
u8 EEPROMBluetoothAntNum;
|
u8 EEPROMBluetoothAntIsolation;
|
u8 EEPROMBluetoothRadioShared;
|
u8 EEPROMMACAddr[ETH_ALEN];
|
u8 tx_bbswing_24G;
|
u8 tx_bbswing_5G;
|
|
#ifdef CONFIG_RF_POWER_TRIM
|
u8 EEPROMRFGainOffset;
|
u8 EEPROMRFGainVal;
|
struct kfree_data_t kfree_data;
|
#endif /*CONFIG_RF_POWER_TRIM*/
|
|
#if defined(CONFIG_RTL8723B) || defined(CONFIG_RTL8703B) || \
|
defined(CONFIG_RTL8723D)
|
u8 adjuseVoltageVal;
|
u8 need_restore;
|
#endif
|
u8 EfuseUsedPercentage;
|
u16 EfuseUsedBytes;
|
/*u8 EfuseMap[2][HWSET_MAX_SIZE_JAGUAR];*/
|
EFUSE_HAL EfuseHal;
|
|
/*---------------------------------------------------------------------------------*/
|
/* 2.4G TX power info for target TX power*/
|
u8 Index24G_CCK_Base[MAX_RF_PATH][CENTER_CH_2G_NUM];
|
u8 Index24G_BW40_Base[MAX_RF_PATH][CENTER_CH_2G_NUM];
|
s8 CCK_24G_Diff[MAX_RF_PATH][MAX_TX_COUNT];
|
s8 OFDM_24G_Diff[MAX_RF_PATH][MAX_TX_COUNT];
|
s8 BW20_24G_Diff[MAX_RF_PATH][MAX_TX_COUNT];
|
s8 BW40_24G_Diff[MAX_RF_PATH][MAX_TX_COUNT];
|
|
/* 5G TX power info for target TX power*/
|
#ifdef CONFIG_IEEE80211_BAND_5GHZ
|
u8 Index5G_BW40_Base[MAX_RF_PATH][CENTER_CH_5G_ALL_NUM];
|
u8 Index5G_BW80_Base[MAX_RF_PATH][CENTER_CH_5G_80M_NUM];
|
s8 OFDM_5G_Diff[MAX_RF_PATH][MAX_TX_COUNT];
|
s8 BW20_5G_Diff[MAX_RF_PATH][MAX_TX_COUNT];
|
s8 BW40_5G_Diff[MAX_RF_PATH][MAX_TX_COUNT];
|
s8 BW80_5G_Diff[MAX_RF_PATH][MAX_TX_COUNT];
|
#endif
|
|
u8 Regulation2_4G;
|
u8 Regulation5G;
|
|
/********************************
|
* TX power by rate table at most 4RF path.
|
* The register is
|
*
|
* VHT TX power by rate off setArray =
|
* Band:-2G&5G = 0 / 1
|
* RF: at most 4*4 = ABCD=0/1/2/3
|
* CCK=0 OFDM=1/2 HT-MCS 0-15=3/4/56 VHT=7/8/9/10/11
|
**********************************/
|
|
u8 txpwr_by_rate_undefined_band_path[TX_PWR_BY_RATE_NUM_BAND]
|
[TX_PWR_BY_RATE_NUM_RF];
|
|
s8 TxPwrByRateOffset[TX_PWR_BY_RATE_NUM_BAND]
|
[TX_PWR_BY_RATE_NUM_RF]
|
[TX_PWR_BY_RATE_NUM_RF]
|
[TX_PWR_BY_RATE_NUM_RATE];
|
|
#ifdef CONFIG_PHYDM_POWERTRACK_BY_TSSI
|
s8 TxPwrByRate[TX_PWR_BY_RATE_NUM_BAND]
|
[TX_PWR_BY_RATE_NUM_RF]
|
[TX_PWR_BY_RATE_NUM_RF]
|
[TX_PWR_BY_RATE_NUM_RATE];
|
#endif
|
/* --------------------------------------------------------------------------------- */
|
|
u8 tx_pwr_lmt_5g_20_40_ref;
|
|
/* Power Limit Table for 2.4G */
|
s8 TxPwrLimit_2_4G[MAX_REGULATION_NUM]
|
[MAX_2_4G_BANDWIDTH_NUM]
|
[MAX_RATE_SECTION_NUM]
|
[CENTER_CH_2G_NUM]
|
[MAX_RF_PATH];
|
|
/* Power Limit Table for 5G */
|
s8 TxPwrLimit_5G[MAX_REGULATION_NUM]
|
[MAX_5G_BANDWIDTH_NUM]
|
[MAX_RATE_SECTION_NUM]
|
[CENTER_CH_5G_ALL_NUM]
|
[MAX_RF_PATH];
|
|
|
#ifdef CONFIG_PHYDM_POWERTRACK_BY_TSSI
|
s8 TxPwrLimit_2_4G_Original[MAX_REGULATION_NUM]
|
[MAX_2_4G_BANDWIDTH_NUM]
|
[MAX_RATE_SECTION_NUM]
|
[CENTER_CH_2G_NUM]
|
[MAX_RF_PATH];
|
|
|
s8 TxPwrLimit_5G_Original[MAX_REGULATION_NUM]
|
[MAX_5G_BANDWIDTH_NUM]
|
[MAX_RATE_SECTION_NUM]
|
[CENTER_CH_5G_ALL_NUM]
|
[MAX_RF_PATH];
|
|
#endif
|
|
/* Store the original power by rate value of the base of each rate section of rf path A & B */
|
u8 TxPwrByRateBase2_4G[TX_PWR_BY_RATE_NUM_RF]
|
[TX_PWR_BY_RATE_NUM_RF]
|
[MAX_BASE_NUM_IN_PHY_REG_PG_2_4G];
|
u8 TxPwrByRateBase5G[TX_PWR_BY_RATE_NUM_RF]
|
[TX_PWR_BY_RATE_NUM_RF]
|
[MAX_BASE_NUM_IN_PHY_REG_PG_5G];
|
|
u8 txpwr_by_rate_loaded:1;
|
u8 txpwr_by_rate_from_file:1;
|
u8 txpwr_limit_loaded:1;
|
u8 txpwr_limit_from_file:1;
|
u8 rf_power_tracking_type;
|
|
/* Read/write are allow for following hardware information variables */
|
u8 crystal_cap;
|
|
u8 PAType_2G;
|
u8 PAType_5G;
|
u8 LNAType_2G;
|
u8 LNAType_5G;
|
u8 ExternalPA_2G;
|
u8 ExternalLNA_2G;
|
u8 external_pa_5g;
|
u8 external_lna_5g;
|
u16 TypeGLNA;
|
u16 TypeGPA;
|
u16 TypeALNA;
|
u16 TypeAPA;
|
u16 rfe_type;
|
|
u8 bLedOpenDrain; /* Support Open-drain arrangement for controlling the LED. Added by Roger, 2009.10.16. */
|
u32 ac_param_be; /* Original parameter for BE, use for EDCA turbo. */
|
|
BB_REGISTER_DEFINITION_T PHYRegDef[MAX_RF_PATH]; /* Radio A/B/C/D */
|
|
u32 RfRegChnlVal[MAX_RF_PATH];
|
|
/* RDG enable */
|
BOOLEAN bRDGEnable;
|
|
u8 RegTxPause;
|
/* Beacon function related global variable. */
|
u8 RegBcnCtrlVal;
|
u8 RegFwHwTxQCtrl;
|
u8 RegReg542;
|
u8 RegCR_1;
|
u8 Reg837;
|
u16 RegRRSR;
|
|
/****** antenna diversity ******/
|
u8 AntDivCfg;
|
u8 with_extenal_ant_switch;
|
u8 b_fix_tx_ant;
|
u8 AntDetection;
|
u8 TRxAntDivType;
|
u8 ant_path; /* for 8723B s0/s1 selection */
|
u32 antenna_tx_path; /* Antenna path Tx */
|
u32 AntennaRxPath; /* Antenna path Rx */
|
u8 sw_antdiv_bl_state;
|
|
/******** PHY DM & DM Section **********/
|
u8 DM_Type;
|
_lock IQKSpinLock;
|
u8 INIDATA_RATE[MACID_NUM_SW_LIMIT];
|
/* Upper and Lower Signal threshold for Rate Adaptive*/
|
int entry_min_undecorated_smoothed_pwdb;
|
int entry_max_undecorated_smoothed_pwdb;
|
int min_undecorated_pwdb_for_dm;
|
struct PHY_DM_STRUCT odmpriv;
|
u8 bIQKInitialized;
|
u8 bNeedIQK;
|
u8 IQK_MP_Switch;
|
/******** PHY DM & DM Section **********/
|
|
|
|
/* 2010/08/09 MH Add CU power down mode. */
|
BOOLEAN pwrdown;
|
|
/* Add for dual MAC 0--Mac0 1--Mac1 */
|
u32 interfaceIndex;
|
|
#ifdef CONFIG_P2P
|
u8 p2p_ps_offload;
|
#endif
|
/* Auto FSM to Turn On, include clock, isolation, power control for MAC only */
|
u8 bMacPwrCtrlOn;
|
u8 hci_sus_state;
|
|
u8 RegIQKFWOffload;
|
struct submit_ctx iqk_sctx;
|
|
RT_AMPDU_BRUST AMPDUBurstMode; /* 92C maybe not use, but for compile successfully */
|
|
u8 OutEpQueueSel;
|
u8 OutEpNumber;
|
|
#ifdef RTW_RX_AGGREGATION
|
RX_AGG_MODE rxagg_mode;
|
|
/* For RX Aggregation DMA Mode */
|
u8 rxagg_dma_size;
|
u8 rxagg_dma_timeout;
|
#endif /* RTW_RX_AGGREGATION */
|
|
#if defined(CONFIG_SDIO_HCI) || defined(CONFIG_GSPI_HCI)
|
/* */
|
/* For SDIO Interface HAL related */
|
/* */
|
|
/* */
|
/* SDIO ISR Related */
|
/*
|
* u32 IntrMask[1];
|
* u32 IntrMaskToSet[1];
|
* LOG_INTERRUPT InterruptLog; */
|
u32 sdio_himr;
|
u32 sdio_hisr;
|
#ifndef RTW_HALMAC
|
/* */
|
/* SDIO Tx FIFO related. */
|
/* */
|
/* HIQ, MID, LOW, PUB free pages; padapter->xmitpriv.free_txpg */
|
u8 SdioTxFIFOFreePage[SDIO_TX_FREE_PG_QUEUE];
|
_lock SdioTxFIFOFreePageLock;
|
u8 SdioTxOQTMaxFreeSpace;
|
u8 SdioTxOQTFreeSpace;
|
#else /* RTW_HALMAC */
|
u16 SdioTxOQTFreeSpace;
|
#endif /* RTW_HALMAC */
|
|
/* */
|
/* SDIO Rx FIFO related. */
|
/* */
|
u8 SdioRxFIFOCnt;
|
u16 SdioRxFIFOSize;
|
|
#ifndef RTW_HALMAC
|
u32 sdio_tx_max_len[SDIO_MAX_TX_QUEUE];/* H, N, L, used for sdio tx aggregation max length per queue */
|
#else
|
#ifdef CONFIG_RTL8821C
|
u16 tx_high_page;
|
u16 tx_low_page;
|
u16 tx_normal_page;
|
u16 tx_extra_page;
|
u16 tx_pub_page;
|
u16 max_oqt_page;
|
u32 max_xmit_size_vovi;
|
u32 max_xmit_size_bebk;
|
#endif
|
#endif /* !RTW_HALMAC */
|
#endif /* CONFIG_SDIO_HCI */
|
|
#ifdef CONFIG_USB_HCI
|
|
/* 2010/12/10 MH Add for USB aggreation mode dynamic shceme. */
|
BOOLEAN UsbRxHighSpeedMode;
|
BOOLEAN UsbTxVeryHighSpeedMode;
|
u32 UsbBulkOutSize;
|
BOOLEAN bSupportUSB3;
|
u8 usb_intf_start;
|
|
/* Interrupt relatd register information. */
|
u32 IntArray[3];/* HISR0,HISR1,HSISR */
|
u32 IntrMask[3];
|
#ifdef CONFIG_USB_TX_AGGREGATION
|
u8 UsbTxAggMode;
|
u8 UsbTxAggDescNum;
|
#endif /* CONFIG_USB_TX_AGGREGATION */
|
|
#ifdef CONFIG_USB_RX_AGGREGATION
|
u16 HwRxPageSize; /* Hardware setting */
|
|
/* For RX Aggregation USB Mode */
|
u8 rxagg_usb_size;
|
u8 rxagg_usb_timeout;
|
#endif/* CONFIG_USB_RX_AGGREGATION */
|
#endif /* CONFIG_USB_HCI */
|
|
|
#ifdef CONFIG_PCI_HCI
|
/* */
|
/* EEPROM setting. */
|
/* */
|
u32 TransmitConfig;
|
u32 IntrMaskToSet[2];
|
u32 IntArray[4];
|
u32 IntrMask[4];
|
u32 SysIntArray[1];
|
u32 SysIntrMask[1];
|
u32 IntrMaskReg[2];
|
u32 IntrMaskDefault[4];
|
|
BOOLEAN bL1OffSupport;
|
BOOLEAN bSupportBackDoor;
|
|
u8 bDefaultAntenna;
|
|
u8 bInterruptMigration;
|
u8 bDisableTxInt;
|
|
u16 RxTag;
|
#endif /* CONFIG_PCI_HCI */
|
|
|
#ifdef DBG_CONFIG_ERROR_DETECT
|
struct sreset_priv srestpriv;
|
#endif /* #ifdef DBG_CONFIG_ERROR_DETECT */
|
|
#ifdef CONFIG_BT_COEXIST
|
/* For bluetooth co-existance */
|
BT_COEXIST bt_coexist;
|
#endif /* CONFIG_BT_COEXIST */
|
|
#if defined(CONFIG_RTL8723B) || defined(CONFIG_RTL8703B) \
|
|| defined(CONFIG_RTL8188F) || defined(CONFIG_RTL8723D)
|
#ifndef CONFIG_PCI_HCI /* mutual exclusive with PCI -- so they're SDIO and GSPI */
|
/* Interrupt relatd register information. */
|
u32 SysIntrStatus;
|
u32 SysIntrMask;
|
#endif
|
#endif /*endif CONFIG_RTL8723B */
|
|
#ifdef CONFIG_LOAD_PHY_PARA_FROM_FILE
|
char para_file_buf[MAX_PARA_FILE_BUF_LEN];
|
char *mac_reg;
|
u32 mac_reg_len;
|
char *bb_phy_reg;
|
u32 bb_phy_reg_len;
|
char *bb_agc_tab;
|
u32 bb_agc_tab_len;
|
char *bb_phy_reg_pg;
|
u32 bb_phy_reg_pg_len;
|
char *bb_phy_reg_mp;
|
u32 bb_phy_reg_mp_len;
|
char *rf_radio_a;
|
u32 rf_radio_a_len;
|
char *rf_radio_b;
|
u32 rf_radio_b_len;
|
char *rf_tx_pwr_track;
|
u32 rf_tx_pwr_track_len;
|
char *rf_tx_pwr_lmt;
|
u32 rf_tx_pwr_lmt_len;
|
#endif
|
|
#ifdef CONFIG_BACKGROUND_NOISE_MONITOR
|
s16 noise[ODM_MAX_CHANNEL_NUM];
|
#endif
|
|
struct hal_spec_t hal_spec;
|
#ifdef CONFIG_PHY_CAPABILITY_QUERY
|
struct phy_spec_t phy_spec;
|
#endif
|
u8 RfKFreeEnable;
|
u8 RfKFree_ch_group;
|
BOOLEAN bCCKinCH14;
|
BB_INIT_REGISTER RegForRecover[5];
|
|
#if defined(CONFIG_PCI_HCI) && defined(RTL8814AE_SW_BCN)
|
BOOLEAN bCorrectBCN;
|
#endif
|
u32 RxGainOffset[4]; /*{2G, 5G_Low, 5G_Middle, G_High}*/
|
u8 BackUp_IG_REG_4_Chnl_Section[4]; /*{A,B,C,D}*/
|
|
struct hal_iqk_reg_backup iqk_reg_backup[MAX_IQK_INFO_BACKUP_CHNL_NUM];
|
|
#ifdef RTW_HALMAC
|
u8 drv_rsvd_page_number;
|
#endif
|
|
#ifdef CONFIG_BEAMFORMING
|
u8 backup_snd_ptcl_ctrl;
|
#ifdef RTW_BEAMFORMING_VERSION_2
|
struct beamforming_info beamforming_info;
|
#endif /* RTW_BEAMFORMING_VERSION_2 */
|
#endif /* CONFIG_BEAMFORMING */
|
|
u8 not_xmitframe_fw_dl; /*not use xmitframe to download fw*/
|
} HAL_DATA_COMMON, *PHAL_DATA_COMMON;
|
|
|
|
typedef struct hal_com_data HAL_DATA_TYPE, *PHAL_DATA_TYPE;
|
#define GET_HAL_DATA(__pAdapter) ((HAL_DATA_TYPE *)((__pAdapter)->HalData))
|
#define GET_HAL_SPEC(__pAdapter) (&(GET_HAL_DATA((__pAdapter))->hal_spec))
|
#define GET_ODM(__pAdapter) (&(GET_HAL_DATA((__pAdapter))->odmpriv))
|
|
#define GET_HAL_RFPATH_NUM(__pAdapter) (((HAL_DATA_TYPE *)((__pAdapter)->HalData))->NumTotalRFPath)
|
#define RT_GetInterfaceSelection(_Adapter) (GET_HAL_DATA(_Adapter)->InterfaceSel)
|
#define GET_RF_TYPE(__pAdapter) (GET_HAL_DATA(__pAdapter)->rf_type)
|
#define GET_KFREE_DATA(_adapter) (&(GET_HAL_DATA((_adapter))->kfree_data))
|
|
#define SUPPORT_HW_RADIO_DETECT(Adapter) (RT_GetInterfaceSelection(Adapter) == INTF_SEL2_MINICARD || \
|
RT_GetInterfaceSelection(Adapter) == INTF_SEL3_USB_Solo || \
|
RT_GetInterfaceSelection(Adapter) == INTF_SEL4_USB_Combo)
|
|
#define get_hal_mac_addr(adapter) (GET_HAL_DATA(adapter)->EEPROMMACAddr)
|
#define is_boot_from_eeprom(adapter) (GET_HAL_DATA(adapter)->EepromOrEfuse)
|
#define rtw_get_hw_init_completed(adapter) (GET_HAL_DATA(adapter)->hw_init_completed)
|
#define rtw_is_hw_init_completed(adapter) (GET_HAL_DATA(adapter)->hw_init_completed == _TRUE)
|
#endif
|
|
#ifdef CONFIG_AUTO_CHNL_SEL_NHM
|
#define GET_ACS_STATE(padapter) (ATOMIC_READ(&GET_HAL_DATA(padapter)->acs.state))
|
#define SET_ACS_STATE(padapter, set_state) (ATOMIC_SET(&GET_HAL_DATA(padapter)->acs.state, set_state))
|
#define rtw_get_acs_channel(padapter) (GET_HAL_DATA(padapter)->acs.ch)
|
#define rtw_set_acs_channel(padapter, survey_ch) (GET_HAL_DATA(padapter)->acs.ch = survey_ch)
|
#endif /*CONFIG_AUTO_CHNL_SEL_NHM*/
|
|
#ifdef RTW_HALMAC
|
int rtw_halmac_deinit_adapter(struct dvobj_priv *);
|
#endif /* RTW_HALMAC */
|
|
/* alias for phydm coding style */
|
#define REG_OFDM_0_XA_TX_IQ_IMBALANCE rOFDM0_XATxIQImbalance
|
#define REG_OFDM_0_ECCA_THRESHOLD rOFDM0_ECCAThreshold
|
#define REG_FPGA0_XB_LSSI_READ_BACK rFPGA0_XB_LSSIReadBack
|
#define REG_FPGA0_TX_GAIN_STAGE rFPGA0_TxGainStage
|
#define REG_OFDM_0_XA_AGC_CORE1 rOFDM0_XAAGCCore1
|
#define REG_OFDM_0_XB_AGC_CORE1 rOFDM0_XBAGCCore1
|
#define REG_A_TX_SCALE_JAGUAR rA_TxScale_Jaguar
|
#define REG_B_TX_SCALE_JAGUAR rB_TxScale_Jaguar
|
|
#define REG_FPGA0_XAB_RF_INTERFACE_SW rFPGA0_XAB_RFInterfaceSW
|
#define REG_FPGA0_XAB_RF_PARAMETER rFPGA0_XAB_RFParameter
|
#define REG_FPGA0_XA_HSSI_PARAMETER1 rFPGA0_XA_HSSIParameter1
|
#define REG_FPGA0_XA_LSSI_PARAMETER rFPGA0_XA_LSSIParameter
|
#define REG_FPGA0_XA_RF_INTERFACE_OE rFPGA0_XA_RFInterfaceOE
|
#define REG_FPGA0_XB_HSSI_PARAMETER1 rFPGA0_XB_HSSIParameter1
|
#define REG_FPGA0_XB_LSSI_PARAMETER rFPGA0_XB_LSSIParameter
|
#define REG_FPGA0_XB_LSSI_READ_BACK rFPGA0_XB_LSSIReadBack
|
#define REG_FPGA0_XB_RF_INTERFACE_OE rFPGA0_XB_RFInterfaceOE
|
#define REG_FPGA0_XCD_RF_INTERFACE_SW rFPGA0_XCD_RFInterfaceSW
|
#define REG_FPGA0_XCD_SWITCH_CONTROL rFPGA0_XCD_SwitchControl
|
#define REG_FPGA1_TX_BLOCK rFPGA1_TxBlock
|
#define REG_FPGA1_TX_INFO rFPGA1_TxInfo
|
#define REG_IQK_AGC_CONT rIQK_AGC_Cont
|
#define REG_IQK_AGC_PTS rIQK_AGC_Pts
|
#define REG_IQK_AGC_RSP rIQK_AGC_Rsp
|
#define REG_OFDM_0_AGC_RSSI_TABLE rOFDM0_AGCRSSITable
|
#define REG_OFDM_0_ECCA_THRESHOLD rOFDM0_ECCAThreshold
|
#define REG_OFDM_0_RX_IQ_EXT_ANTA rOFDM0_RxIQExtAnta
|
#define REG_OFDM_0_TR_MUX_PAR rOFDM0_TRMuxPar
|
#define REG_OFDM_0_TRX_PATH_ENABLE rOFDM0_TRxPathEnable
|
#define REG_OFDM_0_XA_AGC_CORE1 rOFDM0_XAAGCCore1
|
#define REG_OFDM_0_XA_RX_IQ_IMBALANCE rOFDM0_XARxIQImbalance
|
#define REG_OFDM_0_XA_TX_IQ_IMBALANCE rOFDM0_XATxIQImbalance
|
#define REG_OFDM_0_XB_AGC_CORE1 rOFDM0_XBAGCCore1
|
#define REG_OFDM_0_XB_RX_IQ_IMBALANCE rOFDM0_XBRxIQImbalance
|
#define REG_OFDM_0_XB_TX_IQ_IMBALANCE rOFDM0_XBTxIQImbalance
|
#define REG_OFDM_0_XC_TX_AFE rOFDM0_XCTxAFE
|
#define REG_OFDM_0_XD_TX_AFE rOFDM0_XDTxAFE
|
|
/*#define REG_A_CFO_LONG_DUMP_92E rA_CfoLongDump_92E*/
|
#define REG_A_CFO_LONG_DUMP_JAGUAR rA_CfoLongDump_Jaguar
|
/*#define REG_A_CFO_SHORT_DUMP_92E rA_CfoShortDump_92E*/
|
#define REG_A_CFO_SHORT_DUMP_JAGUAR rA_CfoShortDump_Jaguar
|
#define REG_A_RFE_PINMUX_JAGUAR rA_RFE_Pinmux_Jaguar
|
/*#define REG_A_RSSI_DUMP_92E rA_RSSIDump_92E*/
|
#define REG_A_RSSI_DUMP_JAGUAR rA_RSSIDump_Jaguar
|
/*#define REG_A_RX_SNR_DUMP_92E rA_RXsnrDump_92E*/
|
#define REG_A_RX_SNR_DUMP_JAGUAR rA_RXsnrDump_Jaguar
|
/*#define REG_A_TX_AGC rA_TXAGC*/
|
#define REG_A_TX_SCALE_JAGUAR rA_TxScale_Jaguar
|
#define REG_BW_INDICATION_JAGUAR rBWIndication_Jaguar
|
/*#define REG_B_BBSWING rB_BBSWING*/
|
/*#define REG_B_CFO_LONG_DUMP_92E rB_CfoLongDump_92E*/
|
#define REG_B_CFO_LONG_DUMP_JAGUAR rB_CfoLongDump_Jaguar
|
/*#define REG_B_CFO_SHORT_DUMP_92E rB_CfoShortDump_92E*/
|
#define REG_B_CFO_SHORT_DUMP_JAGUAR rB_CfoShortDump_Jaguar
|
/*#define REG_B_RSSI_DUMP_92E rB_RSSIDump_92E*/
|
#define REG_B_RSSI_DUMP_JAGUAR rB_RSSIDump_Jaguar
|
/*#define REG_B_RX_SNR_DUMP_92E rB_RXsnrDump_92E*/
|
#define REG_B_RX_SNR_DUMP_JAGUAR rB_RXsnrDump_Jaguar
|
/*#define REG_B_TX_AGC rB_TXAGC*/
|
#define REG_B_TX_SCALE_JAGUAR rB_TxScale_Jaguar
|
#define REG_BLUE_TOOTH rBlue_Tooth
|
#define REG_CCK_0_AFE_SETTING rCCK0_AFESetting
|
/*#define REG_C_BBSWING rC_BBSWING*/
|
/*#define REG_C_TX_AGC rC_TXAGC*/
|
#define REG_C_TX_SCALE_JAGUAR2 rC_TxScale_Jaguar2
|
#define REG_CONFIG_ANT_A rConfig_AntA
|
#define REG_CONFIG_ANT_B rConfig_AntB
|
#define REG_CONFIG_PMPD_ANT_A rConfig_Pmpd_AntA
|
#define REG_CONFIG_PMPD_ANT_B rConfig_Pmpd_AntB
|
#define REG_DPDT_CONTROL rDPDT_control
|
/*#define REG_D_BBSWING rD_BBSWING*/
|
/*#define REG_D_TX_AGC rD_TXAGC*/
|
#define REG_D_TX_SCALE_JAGUAR2 rD_TxScale_Jaguar2
|
#define REG_FPGA0_ANALOG_PARAMETER4 rFPGA0_AnalogParameter4
|
#define REG_FPGA0_IQK rFPGA0_IQK
|
#define REG_FPGA0_PSD_FUNCTION rFPGA0_PSDFunction
|
#define REG_FPGA0_PSD_REPORT rFPGA0_PSDReport
|
#define REG_FPGA0_RFMOD rFPGA0_RFMOD
|
#define REG_FPGA0_TX_GAIN_STAGE rFPGA0_TxGainStage
|
#define REG_FPGA0_XAB_RF_INTERFACE_SW rFPGA0_XAB_RFInterfaceSW
|
#define REG_FPGA0_XAB_RF_PARAMETER rFPGA0_XAB_RFParameter
|
#define REG_FPGA0_XA_HSSI_PARAMETER1 rFPGA0_XA_HSSIParameter1
|
#define REG_FPGA0_XA_LSSI_PARAMETER rFPGA0_XA_LSSIParameter
|
#define REG_FPGA0_XA_RF_INTERFACE_OE rFPGA0_XA_RFInterfaceOE
|
#define REG_FPGA0_XB_HSSI_PARAMETER1 rFPGA0_XB_HSSIParameter1
|
#define REG_FPGA0_XB_LSSI_PARAMETER rFPGA0_XB_LSSIParameter
|
#define REG_FPGA0_XB_LSSI_READ_BACK rFPGA0_XB_LSSIReadBack
|
#define REG_FPGA0_XB_RF_INTERFACE_OE rFPGA0_XB_RFInterfaceOE
|
#define REG_FPGA0_XCD_RF_INTERFACE_SW rFPGA0_XCD_RFInterfaceSW
|
#define REG_FPGA0_XCD_SWITCH_CONTROL rFPGA0_XCD_SwitchControl
|
#define REG_FPGA1_TX_BLOCK rFPGA1_TxBlock
|
#define REG_FPGA1_TX_INFO rFPGA1_TxInfo
|
#define REG_IQK_AGC_CONT rIQK_AGC_Cont
|
#define REG_IQK_AGC_PTS rIQK_AGC_Pts
|
#define REG_IQK_AGC_RSP rIQK_AGC_Rsp
|
#define REG_OFDM_0_AGC_RSSI_TABLE rOFDM0_AGCRSSITable
|
#define REG_OFDM_0_ECCA_THRESHOLD rOFDM0_ECCAThreshold
|
#define REG_OFDM_0_RX_IQ_EXT_ANTA rOFDM0_RxIQExtAnta
|
#define REG_OFDM_0_TR_MUX_PAR rOFDM0_TRMuxPar
|
#define REG_OFDM_0_TRX_PATH_ENABLE rOFDM0_TRxPathEnable
|
#define REG_OFDM_0_XA_AGC_CORE1 rOFDM0_XAAGCCore1
|
#define REG_OFDM_0_XA_RX_IQ_IMBALANCE rOFDM0_XARxIQImbalance
|
#define REG_OFDM_0_XA_TX_IQ_IMBALANCE rOFDM0_XATxIQImbalance
|
#define REG_OFDM_0_XB_AGC_CORE1 rOFDM0_XBAGCCore1
|
#define REG_OFDM_0_XB_RX_IQ_IMBALANCE rOFDM0_XBRxIQImbalance
|
#define REG_OFDM_0_XB_TX_IQ_IMBALANCE rOFDM0_XBTxIQImbalance
|
#define REG_OFDM_0_XC_TX_AFE rOFDM0_XCTxAFE
|
#define REG_OFDM_0_XD_TX_AFE rOFDM0_XDTxAFE
|
#define REG_PMPD_ANAEN rPMPD_ANAEN
|
#define REG_PDP_ANT_A rPdp_AntA
|
#define REG_PDP_ANT_A_4 rPdp_AntA_4
|
#define REG_PDP_ANT_B rPdp_AntB
|
#define REG_PDP_ANT_B_4 rPdp_AntB_4
|
#define REG_PWED_TH_JAGUAR rPwed_TH_Jaguar
|
#define REG_RX_CCK rRx_CCK
|
#define REG_RX_IQK rRx_IQK
|
#define REG_RX_IQK_PI_A rRx_IQK_PI_A
|
#define REG_RX_IQK_PI_B rRx_IQK_PI_B
|
#define REG_RX_IQK_TONE_A rRx_IQK_Tone_A
|
#define REG_RX_IQK_TONE_B rRx_IQK_Tone_B
|
#define REG_RX_OFDM rRx_OFDM
|
#define REG_RX_POWER_AFTER_IQK_A_2 rRx_Power_After_IQK_A_2
|
#define REG_RX_POWER_AFTER_IQK_B_2 rRx_Power_After_IQK_B_2
|
#define REG_RX_POWER_BEFORE_IQK_A_2 rRx_Power_Before_IQK_A_2
|
#define REG_RX_POWER_BEFORE_IQK_B_2 rRx_Power_Before_IQK_B_2
|
#define REG_RX_TO_RX rRx_TO_Rx
|
#define REG_RX_WAIT_CCA rRx_Wait_CCA
|
#define REG_RX_WAIT_RIFS rRx_Wait_RIFS
|
#define REG_S0_S1_PATH_SWITCH rS0S1_PathSwitch
|
/*#define REG_S1_RXEVM_DUMP_92E rS1_RXevmDump_92E*/
|
#define REG_S1_RXEVM_DUMP_JAGUAR rS1_RXevmDump_Jaguar
|
/*#define REG_S2_RXEVM_DUMP_92E rS2_RXevmDump_92E*/
|
#define REG_S2_RXEVM_DUMP_JAGUAR rS2_RXevmDump_Jaguar
|
#define REG_SYM_WLBT_PAPE_SEL rSYM_WLBT_PAPE_SEL
|
#define REG_SINGLE_TONE_CONT_TX_JAGUAR rSingleTone_ContTx_Jaguar
|
#define REG_SLEEP rSleep
|
#define REG_STANDBY rStandby
|
#define REG_TX_AGC_A_CCK_11_CCK_1_JAGUAR rTxAGC_A_CCK11_CCK1_JAguar
|
#define REG_TX_AGC_A_CCK_1_MCS32 rTxAGC_A_CCK1_Mcs32
|
#define REG_TX_AGC_A_MCS11_MCS8_JAGUAR rTxAGC_A_MCS11_MCS8_JAguar
|
#define REG_TX_AGC_A_MCS15_MCS12_JAGUAR rTxAGC_A_MCS15_MCS12_JAguar
|
#define REG_TX_AGC_A_MCS19_MCS16_JAGUAR rTxAGC_A_MCS19_MCS16_JAguar
|
#define REG_TX_AGC_A_MCS23_MCS20_JAGUAR rTxAGC_A_MCS23_MCS20_JAguar
|
#define REG_TX_AGC_A_MCS3_MCS0_JAGUAR rTxAGC_A_MCS3_MCS0_JAguar
|
#define REG_TX_AGC_A_MCS7_MCS4_JAGUAR rTxAGC_A_MCS7_MCS4_JAguar
|
#define REG_TX_AGC_A_MCS03_MCS00 rTxAGC_A_Mcs03_Mcs00
|
#define REG_TX_AGC_A_MCS07_MCS04 rTxAGC_A_Mcs07_Mcs04
|
#define REG_TX_AGC_A_MCS11_MCS08 rTxAGC_A_Mcs11_Mcs08
|
#define REG_TX_AGC_A_MCS15_MCS12 rTxAGC_A_Mcs15_Mcs12
|
#define REG_TX_AGC_A_NSS1_INDEX3_NSS1_INDEX0_JAGUAR rTxAGC_A_Nss1Index3_Nss1Index0_JAguar
|
#define REG_TX_AGC_A_NSS1_INDEX7_NSS1_INDEX4_JAGUAR rTxAGC_A_Nss1Index7_Nss1Index4_JAguar
|
#define REG_TX_AGC_A_NSS2_INDEX1_NSS1_INDEX8_JAGUAR rTxAGC_A_Nss2Index1_Nss1Index8_JAguar
|
#define REG_TX_AGC_A_NSS2_INDEX5_NSS2_INDEX2_JAGUAR rTxAGC_A_Nss2Index5_Nss2Index2_JAguar
|
#define REG_TX_AGC_A_NSS2_INDEX9_NSS2_INDEX6_JAGUAR rTxAGC_A_Nss2Index9_Nss2Index6_JAguar
|
#define REG_TX_AGC_A_NSS3_INDEX3_NSS3_INDEX0_JAGUAR rTxAGC_A_Nss3Index3_Nss3Index0_JAguar
|
#define REG_TX_AGC_A_NSS3_INDEX7_NSS3_INDEX4_JAGUAR rTxAGC_A_Nss3Index7_Nss3Index4_JAguar
|
#define REG_TX_AGC_A_NSS3_INDEX9_NSS3_INDEX8_JAGUAR rTxAGC_A_Nss3Index9_Nss3Index8_JAguar
|
#define REG_TX_AGC_A_OFDM18_OFDM6_JAGUAR rTxAGC_A_Ofdm18_Ofdm6_JAguar
|
#define REG_TX_AGC_A_OFDM54_OFDM24_JAGUAR rTxAGC_A_Ofdm54_Ofdm24_JAguar
|
#define REG_TX_AGC_A_RATE18_06 rTxAGC_A_Rate18_06
|
#define REG_TX_AGC_A_RATE54_24 rTxAGC_A_Rate54_24
|
#define REG_TX_AGC_B_CCK_11_A_CCK_2_11 rTxAGC_B_CCK11_A_CCK2_11
|
#define REG_TX_AGC_B_CCK_11_CCK_1_JAGUAR rTxAGC_B_CCK11_CCK1_JAguar
|
#define REG_TX_AGC_B_CCK_1_55_MCS32 rTxAGC_B_CCK1_55_Mcs32
|
#define REG_TX_AGC_B_MCS11_MCS8_JAGUAR rTxAGC_B_MCS11_MCS8_JAguar
|
#define REG_TX_AGC_B_MCS15_MCS12_JAGUAR rTxAGC_B_MCS15_MCS12_JAguar
|
#define REG_TX_AGC_B_MCS19_MCS16_JAGUAR rTxAGC_B_MCS19_MCS16_JAguar
|
#define REG_TX_AGC_B_MCS23_MCS20_JAGUAR rTxAGC_B_MCS23_MCS20_JAguar
|
#define REG_TX_AGC_B_MCS3_MCS0_JAGUAR rTxAGC_B_MCS3_MCS0_JAguar
|
#define REG_TX_AGC_B_MCS7_MCS4_JAGUAR rTxAGC_B_MCS7_MCS4_JAguar
|
#define REG_TX_AGC_B_MCS03_MCS00 rTxAGC_B_Mcs03_Mcs00
|
#define REG_TX_AGC_B_MCS07_MCS04 rTxAGC_B_Mcs07_Mcs04
|
#define REG_TX_AGC_B_MCS11_MCS08 rTxAGC_B_Mcs11_Mcs08
|
#define REG_TX_AGC_B_MCS15_MCS12 rTxAGC_B_Mcs15_Mcs12
|
#define REG_TX_AGC_B_NSS1_INDEX3_NSS1_INDEX0_JAGUAR rTxAGC_B_Nss1Index3_Nss1Index0_JAguar
|
#define REG_TX_AGC_B_NSS1_INDEX7_NSS1_INDEX4_JAGUAR rTxAGC_B_Nss1Index7_Nss1Index4_JAguar
|
#define REG_TX_AGC_B_NSS2_INDEX1_NSS1_INDEX8_JAGUAR rTxAGC_B_Nss2Index1_Nss1Index8_JAguar
|
#define REG_TX_AGC_B_NSS2_INDEX5_NSS2_INDEX2_JAGUAR rTxAGC_B_Nss2Index5_Nss2Index2_JAguar
|
#define REG_TX_AGC_B_NSS2_INDEX9_NSS2_INDEX6_JAGUAR rTxAGC_B_Nss2Index9_Nss2Index6_JAguar
|
#define REG_TX_AGC_B_NSS3_INDEX3_NSS3_INDEX0_JAGUAR rTxAGC_B_Nss3Index3_Nss3Index0_JAguar
|
#define REG_TX_AGC_B_NSS3_INDEX7_NSS3_INDEX4_JAGUAR rTxAGC_B_Nss3Index7_Nss3Index4_JAguar
|
#define REG_TX_AGC_B_NSS3_INDEX9_NSS3_INDEX8_JAGUAR rTxAGC_B_Nss3Index9_Nss3Index8_JAguar
|
#define REG_TX_AGC_B_OFDM18_OFDM6_JAGUAR rTxAGC_B_Ofdm18_Ofdm6_JAguar
|
#define REG_TX_AGC_B_OFDM54_OFDM24_JAGUAR rTxAGC_B_Ofdm54_Ofdm24_JAguar
|
#define REG_TX_AGC_B_RATE18_06 rTxAGC_B_Rate18_06
|
#define REG_TX_AGC_B_RATE54_24 rTxAGC_B_Rate54_24
|
#define REG_TX_AGC_C_CCK_11_CCK_1_JAGUAR rTxAGC_C_CCK11_CCK1_JAguar
|
#define REG_TX_AGC_C_MCS11_MCS8_JAGUAR rTxAGC_C_MCS11_MCS8_JAguar
|
#define REG_TX_AGC_C_MCS15_MCS12_JAGUAR rTxAGC_C_MCS15_MCS12_JAguar
|
#define REG_TX_AGC_C_MCS19_MCS16_JAGUAR rTxAGC_C_MCS19_MCS16_JAguar
|
#define REG_TX_AGC_C_MCS23_MCS20_JAGUAR rTxAGC_C_MCS23_MCS20_JAguar
|
#define REG_TX_AGC_C_MCS3_MCS0_JAGUAR rTxAGC_C_MCS3_MCS0_JAguar
|
#define REG_TX_AGC_C_MCS7_MCS4_JAGUAR rTxAGC_C_MCS7_MCS4_JAguar
|
#define REG_TX_AGC_C_NSS1_INDEX3_NSS1_INDEX0_JAGUAR rTxAGC_C_Nss1Index3_Nss1Index0_JAguar
|
#define REG_TX_AGC_C_NSS1_INDEX7_NSS1_INDEX4_JAGUAR rTxAGC_C_Nss1Index7_Nss1Index4_JAguar
|
#define REG_TX_AGC_C_NSS2_INDEX1_NSS1_INDEX8_JAGUAR rTxAGC_C_Nss2Index1_Nss1Index8_JAguar
|
#define REG_TX_AGC_C_NSS2_INDEX5_NSS2_INDEX2_JAGUAR rTxAGC_C_Nss2Index5_Nss2Index2_JAguar
|
#define REG_TX_AGC_C_NSS2_INDEX9_NSS2_INDEX6_JAGUAR rTxAGC_C_Nss2Index9_Nss2Index6_JAguar
|
#define REG_TX_AGC_C_NSS3_INDEX3_NSS3_INDEX0_JAGUAR rTxAGC_C_Nss3Index3_Nss3Index0_JAguar
|
#define REG_TX_AGC_C_NSS3_INDEX7_NSS3_INDEX4_JAGUAR rTxAGC_C_Nss3Index7_Nss3Index4_JAguar
|
#define REG_TX_AGC_C_NSS3_INDEX9_NSS3_INDEX8_JAGUAR rTxAGC_C_Nss3Index9_Nss3Index8_JAguar
|
#define REG_TX_AGC_C_OFDM18_OFDM6_JAGUAR rTxAGC_C_Ofdm18_Ofdm6_JAguar
|
#define REG_TX_AGC_C_OFDM54_OFDM24_JAGUAR rTxAGC_C_Ofdm54_Ofdm24_JAguar
|
#define REG_TX_AGC_D_CCK_11_CCK_1_JAGUAR rTxAGC_D_CCK11_CCK1_JAguar
|
#define REG_TX_AGC_D_MCS11_MCS8_JAGUAR rTxAGC_D_MCS11_MCS8_JAguar
|
#define REG_TX_AGC_D_MCS15_MCS12_JAGUAR rTxAGC_D_MCS15_MCS12_JAguar
|
#define REG_TX_AGC_D_MCS19_MCS16_JAGUAR rTxAGC_D_MCS19_MCS16_JAguar
|
#define REG_TX_AGC_D_MCS23_MCS20_JAGUAR rTxAGC_D_MCS23_MCS20_JAguar
|
#define REG_TX_AGC_D_MCS3_MCS0_JAGUAR rTxAGC_D_MCS3_MCS0_JAguar
|
#define REG_TX_AGC_D_MCS7_MCS4_JAGUAR rTxAGC_D_MCS7_MCS4_JAguar
|
#define REG_TX_AGC_D_NSS1_INDEX3_NSS1_INDEX0_JAGUAR rTxAGC_D_Nss1Index3_Nss1Index0_JAguar
|
#define REG_TX_AGC_D_NSS1_INDEX7_NSS1_INDEX4_JAGUAR rTxAGC_D_Nss1Index7_Nss1Index4_JAguar
|
#define REG_TX_AGC_D_NSS2_INDEX1_NSS1_INDEX8_JAGUAR rTxAGC_D_Nss2Index1_Nss1Index8_JAguar
|
#define REG_TX_AGC_D_NSS2_INDEX5_NSS2_INDEX2_JAGUAR rTxAGC_D_Nss2Index5_Nss2Index2_JAguar
|
#define REG_TX_AGC_D_NSS2_INDEX9_NSS2_INDEX6_JAGUAR rTxAGC_D_Nss2Index9_Nss2Index6_JAguar
|
#define REG_TX_AGC_D_NSS3_INDEX3_NSS3_INDEX0_JAGUAR rTxAGC_D_Nss3Index3_Nss3Index0_JAguar
|
#define REG_TX_AGC_D_NSS3_INDEX7_NSS3_INDEX4_JAGUAR rTxAGC_D_Nss3Index7_Nss3Index4_JAguar
|
#define REG_TX_AGC_D_NSS3_INDEX9_NSS3_INDEX8_JAGUAR rTxAGC_D_Nss3Index9_Nss3Index8_JAguar
|
#define REG_TX_AGC_D_OFDM18_OFDM6_JAGUAR rTxAGC_D_Ofdm18_Ofdm6_JAguar
|
#define REG_TX_AGC_D_OFDM54_OFDM24_JAGUAR rTxAGC_D_Ofdm54_Ofdm24_JAguar
|
#define REG_TX_PATH_JAGUAR rTxPath_Jaguar
|
#define REG_TX_CCK_BBON rTx_CCK_BBON
|
#define REG_TX_CCK_RFON rTx_CCK_RFON
|
#define REG_TX_IQK rTx_IQK
|
#define REG_TX_IQK_PI_A rTx_IQK_PI_A
|
#define REG_TX_IQK_PI_B rTx_IQK_PI_B
|
#define REG_TX_IQK_TONE_A rTx_IQK_Tone_A
|
#define REG_TX_IQK_TONE_B rTx_IQK_Tone_B
|
#define REG_TX_OFDM_BBON rTx_OFDM_BBON
|
#define REG_TX_OFDM_RFON rTx_OFDM_RFON
|
#define REG_TX_POWER_AFTER_IQK_A rTx_Power_After_IQK_A
|
#define REG_TX_POWER_AFTER_IQK_B rTx_Power_After_IQK_B
|
#define REG_TX_POWER_BEFORE_IQK_A rTx_Power_Before_IQK_A
|
#define REG_TX_POWER_BEFORE_IQK_B rTx_Power_Before_IQK_B
|
#define REG_TX_TO_RX rTx_To_Rx
|
#define REG_TX_TO_TX rTx_To_Tx
|
#define REG_APK rAPK
|
#define REG_ANTSEL_SW_JAGUAR r_ANTSEL_SW_Jaguar
|
|
|
|
#define rf_welut_jaguar RF_WeLut_Jaguar
|
#define rf_mode_table_addr RF_ModeTableAddr
|
#define rf_mode_table_data0 RF_ModeTableData0
|
#define rf_mode_table_data1 RF_ModeTableData1
|
|
|
|
|
|
|
#define RX_SMOOTH_FACTOR Rx_Smooth_Factor
|
|
#endif /* __HAL_DATA_H__ */
|
