/******************************************************************************
|
*
|
* Copyright(c) 2007 - 2011 Realtek Corporation. All rights reserved.
|
*
|
* This program is free software; you can redistribute it and/or modify it
|
* under the terms of version 2 of the GNU General Public License as
|
* published by the Free Software Foundation.
|
*
|
* This program is distributed in the hope that it will be useful, but WITHOUT
|
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
* more details.
|
*
|
* You should have received a copy of the GNU General Public License along with
|
* this program; if not, write to the Free Software Foundation, Inc.,
|
* 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA
|
*
|
*******************************************************************************/
|
#ifndef __RTL8723A_SPEC_H__
|
#define __RTL8723A_SPEC_H__
|
|
#include <rtl8192c_spec.h>
|
|
|
//============================================================================
|
// 8723A Regsiter offset definition
|
//============================================================================
|
|
//-----------------------------------------------------
|
//
|
// 0x0000h ~ 0x00FFh System Configuration
|
//
|
//-----------------------------------------------------
|
|
//-----------------------------------------------------
|
//
|
// 0x0100h ~ 0x01FFh MACTOP General Configuration
|
//
|
//-----------------------------------------------------
|
|
//-----------------------------------------------------
|
//
|
// 0x0200h ~ 0x027Fh TXDMA Configuration
|
//
|
//-----------------------------------------------------
|
|
//-----------------------------------------------------
|
//
|
// 0x0280h ~ 0x02FFh RXDMA Configuration
|
//
|
//-----------------------------------------------------
|
|
//-----------------------------------------------------
|
//
|
// 0x0300h ~ 0x03FFh PCIe
|
//
|
//-----------------------------------------------------
|
|
//-----------------------------------------------------
|
//
|
// 0x0400h ~ 0x047Fh Protocol Configuration
|
//
|
//-----------------------------------------------------
|
|
//-----------------------------------------------------
|
//
|
// 0x0500h ~ 0x05FFh EDCA Configuration
|
//
|
//-----------------------------------------------------
|
|
//-----------------------------------------------------
|
//
|
// 0x0600h ~ 0x07FFh WMAC Configuration
|
//
|
//-----------------------------------------------------
|
|
#define REG_BT_COEX_TABLE_1 0x06C0
|
#define REG_BT_COEX_TABLE_2 0x06C4
|
|
//============================================================================
|
// 8723 Regsiter Bit and Content definition
|
//============================================================================
|
|
//2 HSISR
|
// interrupt mask which needs to clear
|
#define MASK_HSISR_CLEAR (HSISR_GPIO12_0_INT |\
|
HSISR_SPS_OCP_INT |\
|
HSISR_RON_INT |\
|
HSISR_PDNINT |\
|
HSISR_GPIO9_INT)
|
|
|
//----------------------------------------------------------------------------
|
// 8723 EFUSE
|
//----------------------------------------------------------------------------
|
|
//============================================================================
|
// General definitions
|
//============================================================================
|
|
|
#endif
|
