/**
|
******************************************************************************
|
* @file misc.c
|
* @author MCD Application Team
|
* @version V1.3.1
|
* @date 20-April-2015
|
* @brief This file provides all the miscellaneous firmware functions (add-on
|
* to CMSIS functions).
|
******************************************************************************
|
* @attention
|
*
|
* <h2><center>© COPYRIGHT 2015 STMicroelectronics</center></h2>
|
*
|
* Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
|
* You may not use this file except in compliance with the License.
|
* You may obtain a copy of the License at:
|
*
|
* http://www.st.com/software_license_agreement_liberty_v2
|
*
|
* Unless required by applicable law or agreed to in writing, software
|
* distributed under the License is distributed on an "AS IS" BASIS,
|
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
* See the License for the specific language governing permissions and
|
* limitations under the License.
|
*
|
******************************************************************************
|
*/
|
|
/* Includes ------------------------------------------------------------------*/
|
#include "misc.h"
|
|
/** @addtogroup STM32L1xx_StdPeriph_Driver
|
* @{
|
*/
|
|
/** @defgroup MISC
|
* @brief MISC driver modules
|
* @{
|
*/
|
|
/* Private typedef -----------------------------------------------------------*/
|
/* Private define ------------------------------------------------------------*/
|
#define AIRCR_VECTKEY_MASK ((uint32_t)0x05FA0000)
|
|
/* Private macro -------------------------------------------------------------*/
|
/* Private variables ---------------------------------------------------------*/
|
/* Private function prototypes -----------------------------------------------*/
|
/* Private functions ---------------------------------------------------------*/
|
|
/** @defgroup MISC_Private_Functions
|
* @{
|
*/
|
/**
|
*
|
@verbatim
|
*******************************************************************************
|
##### Interrupts configuration functions #####
|
*******************************************************************************
|
[..] This section provide functions allowing to configure the NVIC interrupts
|
(IRQ).The Cortex-M3 exceptions are managed by CMSIS functions.
|
(#) Configure the NVIC Priority Grouping using NVIC_PriorityGroupConfig()
|
function according to the following table.
|
The table below gives the allowed values of the preemption priority
|
and subpriority according to the Priority Grouping configuration
|
performed by NVIC_PriorityGroupConfig function.
|
============================================================================================================================
|
NVIC_PriorityGroup | NVIC_IRQChannelPreemptionPriority | NVIC_IRQChannelSubPriority | Description
|
============================================================================================================================
|
NVIC_PriorityGroup_0 | 0 | 0-15 | 0 bits for preemption priority
|
| | | 4 bits for subpriority
|
----------------------------------------------------------------------------------------------------------------------------
|
NVIC_PriorityGroup_1 | 0-1 | 0-7 | 1 bits for preemption priority
|
| | | 3 bits for subpriority
|
----------------------------------------------------------------------------------------------------------------------------
|
NVIC_PriorityGroup_2 | 0-3 | 0-3 | 2 bits for preemption priority
|
| | | 2 bits for subpriority
|
----------------------------------------------------------------------------------------------------------------------------
|
NVIC_PriorityGroup_3 | 0-7 | 0-1 | 3 bits for preemption priority
|
| | | 1 bits for subpriority
|
----------------------------------------------------------------------------------------------------------------------------
|
NVIC_PriorityGroup_4 | 0-15 | 0 | 4 bits for preemption priority
|
| | | 0 bits for subpriority
|
============================================================================================================================
|
|
|
(#) Enable and Configure the priority of the selected IRQ Channels.
|
|
-@- When the NVIC_PriorityGroup_0 is selected, it will no any nested interrupt,
|
the IRQ priority will be managed only by subpriority.
|
The sub-priority is only used to sort pending exception priorities,
|
and does not affect active exceptions.
|
-@- Lower priority values gives higher priority.
|
-@- Priority Order:
|
(#@) Lowest Preemption priority.
|
(#@) Lowest Subpriority.
|
(#@) Lowest hardware priority (IRQn position).
|
|
@endverbatim
|
*/
|
|
/**
|
* @brief Configures the priority grouping: preemption priority and subpriority.
|
* @param NVIC_PriorityGroup: specifies the priority grouping bits length.
|
* This parameter can be one of the following values:
|
* @arg NVIC_PriorityGroup_0: 0 bits for preemption priority
|
* 4 bits for subpriority.
|
* @note When NVIC_PriorityGroup_0 is selected, it will no be any nested
|
* interrupt. This interrupts priority is managed only with subpriority.
|
* @arg NVIC_PriorityGroup_1: 1 bits for preemption priority.
|
* 3 bits for subpriority.
|
* @arg NVIC_PriorityGroup_2: 2 bits for preemption priority.
|
* 2 bits for subpriority.
|
* @arg NVIC_PriorityGroup_3: 3 bits for preemption priority.
|
* 1 bits for subpriority.
|
* @arg NVIC_PriorityGroup_4: 4 bits for preemption priority.
|
* 0 bits for subpriority.
|
* @retval None
|
*/
|
void NVIC_PriorityGroupConfig(uint32_t NVIC_PriorityGroup)
|
{
|
/* Check the parameters */
|
assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
|
|
/* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
|
SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
|
}
|
|
/**
|
* @brief Initializes the NVIC peripheral according to the specified
|
* parameters in the NVIC_InitStruct.
|
* @note To configure interrupts priority correctly, the NVIC_PriorityGroupConfig()
|
* function should be called before.
|
* @param NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
|
* the configuration information for the specified NVIC peripheral.
|
* @retval None
|
*/
|
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
|
{
|
uint8_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
|
|
/* Check the parameters */
|
assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
|
assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));
|
assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
|
|
if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
|
{
|
/* Compute the Corresponding IRQ Priority --------------------------------*/
|
tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
|
tmppre = (0x4 - tmppriority);
|
tmpsub = tmpsub >> tmppriority;
|
|
tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
|
tmppriority |= (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
|
tmppriority = tmppriority << 0x04;
|
|
NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
|
|
/* Enable the Selected IRQ Channels --------------------------------------*/
|
NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
|
(uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
|
}
|
else
|
{
|
/* Disable the Selected IRQ Channels -------------------------------------*/
|
NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
|
(uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
|
}
|
}
|
|
/**
|
* @brief Sets the vector table location and Offset.
|
* @param NVIC_VectTab: specifies if the vector table is in RAM or FLASH memory.
|
* This parameter can be one of the following values:
|
* @arg NVIC_VectTab_RAM: Vector Table in internal SRAM.
|
* @arg NVIC_VectTab_FLASH: Vector Table in internal FLASH.
|
* @param Offset: Vector Table base offset field. This value must be a multiple of 0x200.
|
* @retval None
|
*/
|
void NVIC_SetVectorTable(uint32_t NVIC_VectTab, uint32_t Offset)
|
{
|
/* Check the parameters */
|
assert_param(IS_NVIC_VECTTAB(NVIC_VectTab));
|
assert_param(IS_NVIC_OFFSET(Offset));
|
|
SCB->VTOR = NVIC_VectTab | (Offset & (uint32_t)0x1FFFFF80);
|
}
|
|
/**
|
* @brief Selects the condition for the system to enter low power mode.
|
* @param LowPowerMode: Specifies the new mode for the system to enter low power mode.
|
* This parameter can be one of the following values:
|
* @arg NVIC_LP_SEVONPEND: Low Power SEV on Pend.
|
* @arg NVIC_LP_SLEEPDEEP: Low Power DEEPSLEEP request.
|
* @arg NVIC_LP_SLEEPONEXIT: Low Power Sleep on Exit.
|
* @param NewState: new state of LP condition.
|
* This parameter can be: ENABLE or DISABLE.
|
* @retval None
|
*/
|
void NVIC_SystemLPConfig(uint8_t LowPowerMode, FunctionalState NewState)
|
{
|
/* Check the parameters */
|
assert_param(IS_NVIC_LP(LowPowerMode));
|
assert_param(IS_FUNCTIONAL_STATE(NewState));
|
|
if (NewState != DISABLE)
|
{
|
SCB->SCR |= LowPowerMode;
|
}
|
else
|
{
|
SCB->SCR &= (uint32_t)(~(uint32_t)LowPowerMode);
|
}
|
}
|
|
/**
|
* @brief Configures the SysTick clock source.
|
* @param SysTick_CLKSource: specifies the SysTick clock source.
|
* This parameter can be one of the following values:
|
* @arg SysTick_CLKSource_HCLK_Div8: AHB clock divided by 8 selected as SysTick clock source.
|
* @arg SysTick_CLKSource_HCLK: AHB clock selected as SysTick clock source.
|
* @retval None
|
*/
|
void SysTick_CLKSourceConfig(uint32_t SysTick_CLKSource)
|
{
|
/* Check the parameters */
|
assert_param(IS_SYSTICK_CLK_SOURCE(SysTick_CLKSource));
|
|
if (SysTick_CLKSource == SysTick_CLKSource_HCLK)
|
{
|
SysTick->CTRL |= SysTick_CLKSource_HCLK;
|
}
|
else
|
{
|
SysTick->CTRL &= SysTick_CLKSource_HCLK_Div8;
|
}
|
}
|
|
/**
|
* @}
|
*/
|
|
/**
|
* @}
|
*/
|
|
/**
|
* @}
|
*/
|
|
/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
|
